- 您现在的位置：买卖IC网 > Sheet目录323 > DSP56311EVM (Freescale Semiconductor)KIT EVALUATION FOR DSP56311
Enhanced Synchronous Serial Interface (ESSI)
7.6 GPIO Signals and Registers
The functionality of each ESSI port is controlled by three registers: port control register (PCRC,
PCRD), port direction register (PRRC, PRRD), and port data register (PDRC, PDRD).
7.6.1 Port Control Registers (PCRC and PCRD)
The read/write 24-bit PCRs control the functionality of the signal lines for ESSI0 and ESSI1.
Each of the PCR bits 5–0 controls the functionality of the corresponding signal line. When a
PCR[i] bit is set, the corresponding port signal is configured as an ESSI signal. When a PCR[i]
bit is cleared, the corresponding port signal is configured as a GPIO signal. Either a hardware
RESET signal or a software RESET instruction clears all PCR bits.
23
11
22
10
21
9
20
8
19
7
18
6
17
5
16
4
15
3
14
2
13
1
12
0
PCx5
PCx4
PCx3
PCx2
PCx1
PCx0
Note:
For Px[5–0], a 0 selects Pxn as the signal and a 1 selects the specified ESSI signal. For ESSI0, the GPIO signals are
PC[5–0] and the ESSI signals are STD0, SRD0, SCK0, and SC0[2–0]. For ESSI1, the GPIO signals are PD[5–0] and
the ESSI signals are STD1, SRD1, SCK1, and SC1[2–0].
= Reserved. Read as zero. Write with zero for future compatibility.
Figure 7-18. Port Control Registers (PCRC X:$FFFFBF) (PCRD X:$FFFAF)
7.6.2 Port Direction Registers (PRRC and PRRD)
The read/write PRRC and PRRD control the data direction of the ESSI0 and ESSI1 GPIO signals
when they are enabled by the associated Port Control Register (PCRC or PCRD, respectively).
When PRRC[i] or PRRD[i] is set, the corresponding signal is an output (GPO) signal. When
PRRC[i] or PRRD[i] is cleared, the corresponding signal is an input (GPI) signal. Either a
hardware RESET signal or a software RESET instruction clears all PRRC and PRRD bits.
23
11
22
10
21
9
20
8
19
7
18
6
17
5
16
4
15
3
14
2
13
1
12
0
PRx5
PRx4
PRx3
PRx2
PRx1
PRx0
Note:
7-34
For bits 5–0, a 0 configures PRxn as a GPI and a 1 configures PRxn as a GPO. For ESSI0, the GPIO signals are
PC[5–0]. For ESSI1, the GPIO signals are PD[5–0]. The corresponding direction bits for Port C GPIOs are PRC[5–0].
The corresponding direction bits for Port D GPIOs are PRD[5–0].
= Reserved. Read as zero. Write with zero for future compatibility.
Figure 7-19. Port Direction Registers (PRRC X:$FFFFBE) (PRRD X: $FFFFAE)
DSP56311 User’s Manual, Rev. 2
Freescale Semiconductor
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
DSPAUDIOEVMMB1E
BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT
KIT DEV EMBEDDED C
DSTRM-KT-0181A
DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU
SURGE SUPPR NETWORK W/GROUND
DTEL2
SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001
PROGRAMMER PICSTART PLUS 16C/17C
DV164035
MPLAB ICD3 IN-CIRC DEBUGGER
DV164039
KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150
功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1
功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP
RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2
功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT